III-V CMOS: What have we learned from HEMTs? by del Alamo, Jesus A. et al.
III-V CMOS: What have we learned from HEMTs? 
Jesús A. del Alamo1, Dae-Hyun Kim1,2, Tae-Woo Kim1, Donghyun Jin1, and Dimitri A. Antoniadis1 
1Microsystems Technology Laboratories, MIT, Cambridge, MA 02139, USA; 2 Presently with Teledyne Sci-
entific, Thousand Oaks, CA 91360; Email: alamo@mit.edu 
Abstract 
The ability of Si CMOS to continue to scale down transistor size while delivering enhanced logic performance has re-
cently come into question. An end to Moore’s Law threatens to bring to a halt the microelectronics revolution: a histori-
cal 50 year run of exponential progress in the power of electronics that has profoundly transformed human society. The 
outstanding transport properties of certain III-V compound semiconductors make these materials attractive to address 
this problem. This paper outlines the case for III-V CMOS, harvests lessons from recent research on III-V High Electron 
Mobility Transistors (HEMTs) and summarizes some of the key challenges in front of a future III-V logic technology.  
 
1. Introduction 
For nearly 50 years, the microelectronics revolution 
has been characterized by “smaller is better,” the amazing 
realization that scaling down transistor size leads to in-
creased transistor density, faster switching speed and en-
hanced power efficiency. A significant turn in this exhila-
rating ride took place in the last few years. Si CMOS scal-
ing is now in a new phase of “power constrained scaling” 
in which the power density dissipated by logic CMOS 
chips has all but hit a limit of about 100 W/cm2 [1]. Power 
density cannot increase much more without incurring in 
very substantial packaging and cooling costs that are im-
practical for most applications. Under power constrained 
scaling, continued transistor size scaling demands a reduc-
tion in operating voltage [2]. Trying to accomplish this 
while enhancing transistor performance has become in-
creasingly difficult. Partly because of this, the operating 
voltage for CMOS has bottomed at around 1 V for the last 
few generations of technology. This hard limit poses a se-
rious threat to further progress.  
One way out of this is by introducing a new channel 
material with a much higher carrier velocity. This would 
allow further voltage scaling while continuing to enhance 
performance. A promising family of materials is III-V 
compound semiconductors. III-Vs are well known for their 
unique suitability for high frequency electronics. III-V-
based integrated circuits are now widely used in communi-
cations and defense applications. Some of these are mis-
sion critical, such as space systems where exceedingly 
high reliability is essential. Others are mass-market and 
very cost-sensitive applications such as low-noise amplifi-
ers and switches for smart phones. Of all alternatives that 
are being considered to extend the life of CMOS, III-Vs 
are the only materials with an established manufacturing 
and reliability record.  
The barrier for insertion of a new channel material in-
to the CMOS roadmap is huge. At the earliest insertion 
point that seems plausible today, the transistor gate length 
will be at most in the 10-15 nm range and its entire foot-
print will be less than 100 nm [2]. Tens of billions of tran-
sistors will be integrated together. To compound the mag-
nitude of the challenge, a disruptive technology such as 
one incorporating III-Vs, will need to deliver a substantial 
performance premium with respect to the best available 
scaled Si option (30-50% seems the minimum). It must al-
so offer the promise of more than one scaled generation 
beyond the insertion node. All this has to be possible under 
cost-effective manufacturing and with unprecedented le-
vels of reliability.  
This paper reviews the case for III-V CMOS, summa-
rizes the lessons learned from recent research on HEMTs, 
and outlines the challenges ahead.  
2. The case for III-Vs: what have we 
learned from HEMTs? 
The case for III-V CMOS is often made by bringing 
attention to the extraordinary electron mobility of certain 
III-Vs. For InGaAs or InAs, µe can easily be 50 times 
higher than in Si at comparable sheet carrier density. 
Sometimes, the outstanding frequency response of III-V 
HEMTs is invoked. For example, we have reported a re-
cord fT value of 644 GHz in InAs HEMTs [3]. fmax values 
in excess of 1 THz have also been reported in these kinds 
of devices [4]. Arguments like this are very indirect be-
cause they do not consider what really matters for logic in 
a transistor.   
 
 
Fig. 1 - Sketch of subthreshold characteristics of a 
logic transistor defining ION and IOFF.  
In a logic gate, a transistor is operating as a switch that 
toggles between an ON state and an OFF state (Fig. 1). 
The current that flows in the ON state, ION, is desired to be 
high to allow fast switching. In the OFF state, the transis-
tor should ideally be a perfect open but, inevitably, some 
residual current, IOFF, flows. IOFF matters because it con-
tributes to the standby power consumption. 
In a FET in saturation, ION is given by the product of 
the sheet carrier concentration at the virtual source times 
the injection velocity of electrons at the same point [5]. 
The virtual source is the bottleneck to carrier flow at the 
source-end of the channel and it is the electron velocity at 
this location, vinj, the transport parameter that matters for 
logic applications. Recent measurements of vinj in InGaAs 
and InAs HEMTs have revealed outstanding values [6]. A 
summary of the results is given in Fig. 2 that graphs vinj for 
different channel compositions as a function of gate length. 
For reference, measurements of vinj for Si MOSFETs are 
also shown (at 1.1-1.3 V). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2 - Injection velocity at the virtual source in In-
GaAs and InAs HEMTs as a function of gate length at 
VDD=0.5 V [6]. Measurements in bulk and strained Si 
CMOS are also included (VDD=1.1-1.3 V) [6]. The 
green square is the result of purely ballistic Monte 
Carlo simulations on an In0.7G 0.3As HEMT [7].  
 
Several conclusions can be extracted from this graph. 
First, vinj values approaching 4x107 cm/s are obtained for 
30-40 nm gate length devices operating at only 0.5 V. This 
is more than twice as high as vinj in Si at half the voltage. 
Second, for the materials that are shown, vinj increases with 
the InAs composition in the channel. This is because of a 
reduction in electron effective mass. The third observation 
is that for Lg>40 nm, vinj decreases as Lg increases while 
for shorter transistors, vinj tends to saturate. This suggests 
that at around this gate length, the devices approach purely 
ballistic transport. This is further confirmed through ballis-
tic Monte Carlo simulations of an Lg=30 nm In0.7Ga0.3As 
channel HEMT which yield a value for vinj virtually identi-
cal to the experimental measurement [7].  
Sheet carrier concentration also enters in ION. A con-
cern has been expressed about the low effective mass of 
the InAs-rich InGaAs family of compounds that might 
make it difficult to obtain a high sheet carrier concentra-
tion in the channel at low voltages. Recent measurements 
of charge control in HEMTs suggest this to be less of a 
problem than originally believed. This is because the elec-
tron effective mass in the quantum-well of an InAs-rich 
InGaAs HEMT is substantially heavier than the bulk value 
[8]. This is due to quantization, non-parabolicity in the 
conduction band and biaxial compressive stress due to lat-
tice mismatch.  
The combination of a very high value of vinj and rea-
sonable channel effective mass confers InGaAs and InAs 
QW-FETs with the potential of delivering outstanding ION 
at reduced VDD, something essential in future CMOS. 
IOFF is just as important as ION. In quantum-well de-
vices without source and drain junctions such as HEMTs, 
IOFF is set by the subthreshold swing S, as shown in Fig. 1. 
S quantifies the sharpness of the drop of the drain current 
for VGS values below VT (the units are mV/dec so a small 
subthreshold swing is desired). In InAs and InGaAs 
HEMTs, the quantum nature of the channel has been 
shown to effectively confine electrons and yield out-
standing subthreshold characteristics [9]. This is illustrated 
in Fig. 3 where S for InAs and InGaAs HEMTs with dif-
ferent channel thickness is plotted [9]. InAs HEMTs with a 
5 nm thick channel exhibit subthreshold swings that barely 
increase as Lg is shunk to 40 nm and are significantly bet-
ter than in Si MOSFETs (shaded region) [9]. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3 – Subthreshold swing of InGaAs and InAs 
HEMTs with different channel thickness as a function 
of gate length. The shaded area represents values ob-
tained in state-of-the-art Si MOSFETs.  
 
Thinning down the channel does not come for free as 
scattering tends to increase which negatively affects trans-
port. For example, for the data in Fig. 3, the InAs HEMTs 
with a 10 nm thick channel are characterized by µe=13,000 
cm2/V.s at room temperature while the 5 nm thick InAs 
channel devices only yield 9,950 cm2/V.s. However, as ar-
gued above, what matters for a nm scale transistor is the 
injection velocity. As it turns out, the degradation in vinj is 
much less severe. Recent measurements of vinj in InAs 
HEMTs with a 5 nm thick channel yield values around 
3.3x107 cm/s at Lg=40 nm [10], almost as high as those in 
much thicker channel devices (Fig. 2). It seems clear that a 
quantum-well based device architecture has potential to 
scale to very small dimensions.  
A key goal of scaling is to maximize ION while mod-
erating the increase in IOFF. A suitable figure of merit that 
packages together these two important properties and al-
lows the comparison of different transistor technologies is 
the ION that can be obtained for a given value of IOFF at a 
certain VDD. This figure of merit can be unambiguously 
defined even if the transistor does not have the “correct” 
VT, as is commonly the case in experimental devices. 
Fig. 4 shows this figure of merit for a standard IOFF of 
100 nA/um and VDD=0.5 V for different transistors. Shown 
are some of our InAs HEMTs [11] as well as commercial 
Si CMOS scaled to 0.5 V [12]. In addition, projections for 
future Si CMOS based on the International Technology 
Roadmap for Semiconductors are also shown. This graph 
clearly shows that, according to this figure of merit, InAs 
FETs substantially outperform Si MOSFETs of similar 
gate length. The gap is more startling considering that the 
Si MOSFETs have a source resistance of about 80 Ω.µm, 
while in the InAs HEMTs, Rs=230 Ω.µm. If this shortcom-
ing can be addressed, substantially more performance is to 
be expected from a future InAs FET technology. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4 – ION for an IOFF of 100 nA/um at VDD=0.5 V 
for InAs HEMTs and Si CMOS as a function of gate 
length. The Si CMOS data are  based on Intel’s High 
Performance technologies scaled to 0.5 V operation. 
Also added are projections from the International 
Technology Roadmap for Semiconductors.   
3. III-V CMOS device design and 
challenges 
In spite of their impressive attributes, HEMTs are not 
suitable logic devices. The fundamental problem is gate 
leakage current which contributes to static power dissipa-
tion. At Lg=30 nm, modern devices are already at the 
limit of what is tolerable. Further scaling will require pro-
portional reductions in InAlAs barrier thickness that will 
make IG increase exponentially. This is illustrated in Fig. 
5 which shows a dramatic dependence of IG with barrier 
thickness in Lg=30 nm InAs HEMTs.  
 
 
Fig. 5 – ID and IG in Lg=30 nm InAs HEMTs with dif-
ferent InAlAs barrier thickness.  
 
The only way forward is to insert a dielectric barrier 
in the gate stack that offers substantially higher conduc-
tion band discontinuity with the channel. Just like in Si 
CMOS, to meet the electrostatic integrity goals, a rela-
tively high dielectric constant (“high K“) will be required.  
This brings us to discuss likely architectures for fu-
ture III-V CMOS transistors. From HEMTs we have 
learned that at their heart these devices should have a very 
thin quantum well channel. To preserve electrostatic in-
tegrity at the required dimensions, the source and drains 
must also be raised. Two broadly different designs 
emerge. They are both illustrated in Fig. 6.  
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Fig. 6 – Conceptual schematic of two possible types of 
planar III-V QW-FETs for III-V CMOS.  
 
The top design features source and drain regions that 
are grown with the original heterostructure and are then 
recessed to make space for a self-aligned gate. An advan-
tage of this design is that the quantum well extends all the 
way underneath the source and drain and high mobility 
transport is preserved in the extrinsic device. A second 
advantage is that the gate/dielectric interface is formed 
relatively late in the process providing substantial process 
flexibility. A recent Lg=75 nm InGaAs MOSFET with 
this broad design has yielded outstanding electrical char-
acteristics [13]. At an IOFF=100 nA/mm and VDD=0.5 V, 
the ION of this device already outperforms Si MOSFETs, 
as shown in Fig. 4 (red square).  
A second possible device design is shown at the bot-
tom of Fig. 6. In this device architecture, the gate stack is 
formed early in the process. Using the gate as a mask, the 
channel is etched away from the extrinsic portion of the 
heterostructure and then the source and drain regions are 
epitaxially grown in a self-aligned way. A potential ad-
vantage of this approach is the ability to introduce uniax-
ial strain in the channel. Prototype devices of this kind 
have been fabricated exhibiting promising electrical char-
acteristics [14].  
Regardless of device design, the introduction of a III-
V channel into CMOS will represent the greatest 
disruption in the 50 year history of this technology. The 
challenges are enormous. The development of a reliable 
and manufacturable gate stack that includes a high-K di-
electric and yields a high-quality interface is perhaps the 
greatest one. Recent research has shown the great promise 
of ex-situ Atomic Layer Deposition (ALD) as a deposition 
technique for high-K dielectrics on suitably treated In-
GaAs surfaces [13]. Through ALD, the bonding structure 
at the III-V interface can be appropriately engineered and 
a low density of interface states can be obtained [15]. 
Transistor size scalability is also a major worry. It is 
not obvious that future III-V transistors will be able to 
scale to the required dimensions while preventing exces-
sive short-channel effects and attaining the demanding 
parasitic resistance objective. If we were to scale the ex-
trinsic region of today’s record HEMTs to the dimensions 
required in a future 10 nm III-V MOSFET, its external 
resistance would be about two orders of magnitude too 
high [16]. The problem does not seem fundamental as the 
conductivity of heavily doped InGaAs and the contact re-
sistance to InGaAs are both as good as in Si [16]. 
If planar devices do not yield the required short-
channel effects at the desired dimensions, 3D designs 
might offer a viable approach. In Si, FinFETs and nano-
wire transistors are serious contenders for the 22 nm 
CMOS node and perhaps beyond. Recent 3D device dem-
onstrations in III-Vs give hope also to this avenue.  GaAs 
FinFETs and InAs nanowire transistors with impressive 
characteristics have been demonstrated recently [18,19]. 
This bodes well to the potential of III-V FETs with 3D 
device designs.  
CMOS requires n-channel as well as p-channel de-
vices. In most III-Vs, the hole mobility is rather small, in 
fact, for many arsenides it is actually lower than in Si. 
This is a serious problem. A path to enhancing the hole 
transport characteristics is to introduce strain. This has 
been done very successfully in Si where thanks to strain, 
the p-channel device now exhibits a performance that ap-
proaches that of the n-MOSFET [20]. The gains that can 
be expected from strain using the arsenides are unclear at 
this point. An alternative approach is to use the antimo-
nides in which mobilities in the 1500 cm2/V.s range have 
been measured [21]. Yet a third path is to rely on Ge tran-
sistors where the hole mobility is quite high and it can al-
so be enhanced through strain [22]. This suggests a possi-
ble CMOS platform with Ge and a III-V transistors inte-
grated side by side [23].  
To complete the list of major challenges, a future III-
V CMOS technology will also have to “look and feel” as 
much as Si as possible. This will insure that it can take 
advantage of the economy of scale of the Si industry. The 
proper view for III-V CMOS seems closer to the introduc-
tion of an enhancement to Si CMOS through the insertion 
of a III-V channel than a disruptive new technology. In 
this view, it is imperative to create thin high-quality III-V 
layers on top of large Si wafers. The challenge is com-
pounded if two dissimilar materials are required to sepa-
rately optimize the n- and p-channel devices.  
 
Conclusions 
 
The introduction of III-Vs into Si CMOS offers the poten-
tial for reinvigorating Moore’s law. III-Vs have already 
shown their worth at the front end of many communica-
tions systems. In the not too distant future, III-Vs could 
well be at the heart of mainstream electronics. 
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